We describe a readout system designed to serve the 9728 PMT channels of the ATLAS Tile calorimeter at LHC. The system will be located immediately outside the calorimeter with limited accessibility and moderate radiation levels, making reliability an important issue in the design. Six or eight boards per calorimeter module each receive and digitize high and low gain signals from six PMTs every 25 ns. Two custom designed gate arrays on each board store the data in digital pipelines until validated by the first level trigger. Selected data are formatted and read out for use by the DAQ and second level trigger systems. Configuration and control commands are distributed to the digitizer boards via the TTC clock distribution system. The current digitizer design was developed for test beam tests during summer 1999, and the final system is scheduled for volume production in the beginning of 2000.
I. INTRODUCTION

A . The Tile Calorimeter
The A T U S Tile Calorimeter [l] [ fig. 1 ) is located between the electromagnetic calorimeter and the muon detector. It is a cylindrical structure divided axially into two barrel and two extended barrel segments, each segment consisting of 64 wedge-shaped modules. Each module consists of scintillating plastic tiles sandwiched between layers of iron plates. Light produced by charged particles traversing the scintillating tiles is brought out to PMTs in the rear of the module by wavelength shifting fibers.
The PMTs, their high voltage bases, and the front-end analog and digital electronics systems are mounted in cast aluminum "drawers", which slide into long compartments in the back of the module. Each module contains two drawers, comprising one "super drawer".
Each PMT base is directly coupled to a so-called 3-in-1 board [2] , which amplifies and shapes the PMT signals. The shaper output is split four ways, one to a summation unit to produce Level-1 trigger sums, a second output to a dedicated calibration read-out and the final two to the digitizer. These two outputs have different gains with a ratio of 64, allowing a 16 bit dynamic range using only 10-bit ADCs.
B . Reliability Requirements
The large channel count and relative inaccessibility of the ATLAS detector makes reliability one of the key issues in the general system design. This is especially the case for detector bound electronics, which is inaccessible during data taking periods, and difficult to reach during access periods. It is also exposed to considerable radiation levels. The problems increase with reduced distance from the beam pipe. The Tile Calorimeter is located in a region where the radiation levels require radiation tolerant, but not necessary radiation hard electronics. This will greatly reduce but not entirely eliminate the risk for transient errors due to single event upsets. This can be accepted if there are no single point failure modes in mission critical parts. Errors in other parts must at least be detected and if possible corrected.
However, given the low probability for errors and the low probability of acceptance for an event it is usually not necessary to safeguard data with error correcting codes; reliable error detection is sufficient. Error flags will signal limited validity of the uncorrected data. However, even with corrected data it is desirable to keep record of errors for maintenance reasons.
C. Digitizer Requirements
The digitizer [3, 4] will operate at a sample rate of 40 MHz, the same as the bunch crossing rate for the accelerator. All samples must be stored for about 2 p s (maximum 2.5 ps) while they wait for the first level trigger to select events for further processing. If an event is selected, data from the corresponding sample must be stored along with samples before and after. This is called a time frame. Selected time The digitizer data flow in a drawer. The grey part of the digitizer boards is analog.
frames must be queued in derandomizer buffers while waiting to be read out. The number of derandomizers required depends on the capacity of the read-out channel.
Each barrel super drawer contain 45 channels while the extended barrel contains 31 channels per drawer. Each channel read out both high and low gain. The space available for the digitizer is sufficient for at most two layers of circuit boards along the entire length of the super drawer, i.e. 10cmx280cm. For maintenance purposes it is necessary to have a flexible, detachable connection between the two drawers.
THE DIGITIZER DESIGN
A . Design principles
In order to better satisfy the reliability requirements it was decided to split the digitizer functionality into many independent tasks that are merged and read out via a link interface. To reduce the risks involved, the read out will be kept as simple as possible. Critical parts will be made redundant by duplication. The simplification is achieved by moving some complexity to the receiving end of the link, where the radiation levels are low. Another possibility is to move complex functions to the independent processing units, where the consequences of failures are less severe. A malfunction in one of them will not affect the others.
B. Mechanical and electrical design
The barrel super drawer digitizer is divided into 8 boards each serving 6 channels ( fig. 2) . The boards are of the size 33cm x 1Ocm. Two chains of 4 boards are read out towards the middle where the read out interface is located. Data is sent directly to the read out interface without intervention from the other boards. They are, however, allowed to pass over neighboring boards. Since some signals (i.e. from the outermost boards) have to traverse longer distances an effort has been made to reduce the risk for interference and reflections. This has been done using low swing differential signals (LVDS) for transferring the data. To facilitate the impedance control, 50Q flex foils are used to connect the circuit boards via small surface mount connectors. The path with indeterminate impedance through these, is no more than 5mm, an impedance violation that can be disregarded with the LVDS rise time. The impedance of the board traces is also 5 0~. Longer path lengths are compensated by advancing the clocking of the corresponding output channels.
C. Board architecture
The digitizer boards are divided into an analog and a digital part, each with separate power and ground planes. The analog part consists of 6 identical input modules and two programmable biasing nets that each serve 3 of the input modules. The input modules consist of two IO-bit ADCs with differential inputs, along with passive circuits that together with their biasing nets define the pedestal levels.
The digital part of the board stores ADC samples until they are validated or rejected by the first level trigger. Selected time frames are transferred to derandomizer memories waiting for read out. All this is done in a custom designed ASIC, the TileDMU. The TileDMU requires commands to program its registers, 40 MHz clocks and level one accept. These are provided by the TTC (trigger, timing and control) ASIC [ 5 ] , discussed later. The TTC also provides three clocks (std-clock, deskewl and deskew2) with identical frequency, but where the phase of two of them can be chosen at will. This facility has been used to allow for a board specific ADC sample clock and the above mentioned advance of the clocking of the output data.
D. The TileDMU
Ten high gain and ten low gain bits from three different channels enter into each TileDMU ( fig. 3 ). The first block is an input register, which is clocked by the same clock, that is responsible for the digitization (deskew2). The next blocks encountered in fig. 3 allow a choice of clock phase, storing data on a rising or falling edge of the clock. This is necessary to be able to use the full range of the programmable timing of the ADCs. Without this facility, certain delay settings will cause the ADC data to change at times that would violate setup and hold time conditions for the TileDMU.
In the third functional block, four parity bits are added to the data before it enters the pipeline memory, which has programmable length to adapt to different level 1 latencies.
Data from the output of the pipeline memory is fed to the input of a dual port buffer memory used as a virtual derandomizer. When a level one accept signal (Lla) enters the TileDMU it is extended n clock cycles, n being the programmable time frame length. The extended Lla (Lla-ext) increments the write pointer during n clock cycles, causing n consecutive data values from the pipeline to be stored in the buffer memory. The address of the first datum in the sequenu is also stored in the address FIFO. By making the Lla-ext "retriggerable" it is possible to accommodate overlapping time frames.
Three data streams extracted from the pipeline, carrying high gain information from the respective channels, are checked against high and low limits to determine when an overflow or underflow condition occurs. Results from n consecutive checks are or-ed together to form compound overflow flag, which apply to full time frames. A suitably delayed L l a selects the overflow flags corresponding to the accepted time frame and stores it in the flag FIFO. When a data available flag is asserted from the flag FIFO a read out is performed by retrieving an address from the address FIFO and the corresponding overflow flags from the flag FIFO. The flag values are entered into a header word which is read out first, followed by n data words from the buffer memory selecting high or low gain data according to the value of the overflow flags. This is the procedure during normal mode read-out. In calibration mode both high and low gain data are read out one type after the other, doubling the transmitted amount of data.
Data is serialized in order to reduce the 32 bit wide data to a two bit stream. The maximum read-out rate is 2.5 MHz (since it takes 16 clock cycles with 2-bit to read out a 32 bit word), feeding a parallel to serial conversion unit that delivers a two-bit data stream at 40 MHz. A CRC-16 check sum is appended to the stream to allow the identification of transmission errors. Different read-out modes allow duced data rates to avoid congestion in the link. There are also provisions for using direct flow control.
The output stream passes a sequence of registers, the last being clocked by the second deskewed clock available from the TTC-rx (deskew2). This makes it possible to modify the output timing so that all 4-bit data streams (2 bits from each TileDMU) and their link control signals arrive at the link board in phase with the standard clock. The next to the last register pair allows a programmable clock edge which is required to be able to program fine delay adjustments in the full range 0 to 25 ns (see above).
To check the data integrity four parity bits are added to the main data flow soon after it enters the chip. The parity is then decoded once data exits the buffer memory. The result affects the value of the out-going parity bit. The pairity and the CRC can together resolve memory and transfer errors. One compound error bit covers all programmable registers while another covers the dynamical pointers. The state of the latter should be identical for all TileDMUs provided they have been reset at the same time and have experienced the same history of level-1 accepts and read-outs.
E. Programming issues
The TileDMUs are programmed via the TTC-rx. They have three selectable modes of operation: normal mode, calibration mode and test mode. The first two modes read data, respectively, with or without automatic gain selection. In the test mode it is possible to store the seed of a "walking" test pattern to be inserted into the input. It is always possible to program the length of the pipeline and the limits for the overflow (and underflow) comparisons, although the limits are only effective in normal mode.
The phase of the ADC clock and the clock that controls the output of the TileDMUs can be adjusted by programming the TTC-rx. The optimal timing choice is quite stable. Once found there are no reasons to expect variations as long as the system operates properly. The ADC clock phase should be chosen so that the PMT pulses are all sampled at their maximum. It is assumed that the cable lengths at the input are adjusted so that this is possible. The output clock phase can be set by varying the phase while running the test mode with a suitable data pattern.
The phase should be chosen in the middle of the stable region.
The header word contains information about the gain, the time frame length, the mode and the bunch crossing identifier. It will also flag different error conditions. One bit is activated if there was a parity error in the previous data set and there are two bits to report single bit and double bit errors in the TTC transmission. Finally there are two parity bits covering static register contents and the compound parity of the different pointer registers.
The 2-bit serialized data sequence start and end with an "11" and a "00". Both fields can be used to check alignment. A CRC-16 check-sum is appended to the data to allow detection of transmission errors. Five link control lines: Link-reset, Link-test, Link-ctrl and Write-enable are generated by all TileDMUs. This means that a drawer will have 16 versions of each, one for each TileDMU. If the system operates properly any Ctuple will do, e.g. one from the TileDMU next to the link. In a fault tolerant design one can bring control signals from several (e.g. 5) digitizers to the interface board using majority vote to induce an action. With 5-fold duplication the read-out system will function even if two digitizer boards fail completely.
Link-reset is used to reset the link, Link-test to activate link test mode and Link-cltr to flag the "11" and "00" patterns. Write-enable is activated for each valid bit-pair transfer.
F The TileDMU design and production
The TileDMU is implemented using the CX3161 gate array from Chip Express [6] . This particular device has 33-48k usable gates and is made in a 0.35 p CMOS process with up to 208 I/Os and 64 kbit of embedded 3 ns memory, configured into at most 8 separate banks. The process allows clock rates up to about 200 MHz in data path configuration, which is far more than the 40 MHz that is nominally required in the TileDMU design. The gate anay consists of an array of identical predefined blocks. The regular structure simplifies the critical design of clock distribution networks. There are a large number of macros available, reducing the design effort. These include circuits for RAM, PLL and I/O-driver configuration.
The design was described in VHDL. A synthesis showed that the memory and number of gates in the CX3161 were sufficient. The buffer memory was able to store between 16 and 32 derandomizer buffers, depending on time frame size. Simulations based on VITAL back annotated timing information from place and route, indicated that the design should operate well up to 80 MHz. Two versions of the design were used to produce laser programmed prototypes (5 samples each time). The first round had to be iterated a few times at Chip Express before it passed the test vectors at 1
MHz. This was due to early problems with the design kit for the 0.35 p process. The second attempt came through easily. A slightly larger mask programmed round (25 samples) was made for use in test beam activities.
G. The ROD-link
In the final design the digitizers will be connected to ReadOut Drivers (RODS) outside the detector via optical links. Both test beam digitizer systems used the duplex fiber channel S-link [7] for reading out data to the test beam data acquisition system. This solution was quite successful. However, there were some drawbacks. It is preferable to use a 40 MHz link, rather than the 32 MHz fiber channel version which requires a RFO or flow control to compensate the r e d u d clock rate. It is also necessary to find a link that can withstand the radiation levels. Furthermore, duplex links are not required for the digitizer. Simplex versions are sufficient, since the digitizers are controlled via the TTC system. Using two simplex links in parallel would give welcome redundancy if the extra cost can be motivated. Such a duplication would eliminate most of the remaining single point failure modes. S-link is still a good choice from the technical point of view provided a radiation tolerant solution can be found [8] .
Other solutions will have to be investigated. The data protocol used in the digitizer was made sufficiently general to adapt to a range of solutions with or without an intermediate interface board. The Digitizer read-out assumes a 40 MHz data transfer clock but the TileDMU contains provisions to adapt to different data rates, 25, 30 and 4c
MHz as well as using flow control. It will also be able to add different delays after each link control word. These functions can be used in a pure push system. The flow control is then provided by the first level trigger, which would not allow trigger rates that would cause buffer overrun. The large number of derandomizer slots in the TileDMU will make sure that the Tile calorimeter is robust in this respect.
H . Verijcation
A large part of the ASIC functionality is routinely verified at the manufacturer by running test vectors in a 1 MHz chip tester. The mounted chips will also be tested at full speed in a probe station where we will fill the memories and run the three different modes to inspect the result. All the functionality can also be verified in a test bench consisting of a TTC system, an S-link interface and a complete 3-in-1 system including 3-in-1 boards and a mother-board. In this test bench it is possible to test the digitization process as well as the full read-out. In the production phase it will be possible to perform these tests semi-automatically.
I . Radiation tests
The boards are situated inside the drawers in a well shielded and reasonably cool environment. The radiation levels are 0.2 kradyear from ionizing radiation and a neutron fluence of 10" 1-MeV-equivalent neutrons/cm*/year [9] . This means that including safety margins [lo], CMOS circuitry should be able to operate after being exposed to 10 krad of ionizing radiation and 5x10" 1-MeV-equivalent neutrons/cmZ. The corresponding numbers for bipolar circuits are 50 krad and 7 . 5~1 0 '~ Since manufacturers seldom provide information about radiation tolerances one must test all components. We have tested samples of AD9050 up to 50 krad of ionizing (Cs-137) particles and see no degradation. Successful tests with 0-7803-5696-9/00/$10.00 (c) 2000 IEEEneutrons have also been made. The radiation tolerance of the Chip Express chips have been studied by NASA [ll] showing tolerance at levels up to 30 krad. Tests have been made exposing Chip Express ring oscillators to ionizing radiation and neutrons. Later it will be possible to test engineering samples of the TileDMU with final packages. The production version of the TTC-rx is manufactured in the radiation hard DMILL process [12] . The remaining components have also been tested up to the levels given above. Fig. 4 . Pedestal noise for high and low gain channels
TEST BEAM EXPERIENCES
The TileCal Digitizer was tested in Module 0 beam tests during the summer of 1999. The digitizers performed well apart from problems with the SMD connectors and internal parity errors occumng at a percent level in those boards that were equipped with the first version of the TileDMU. However, these errors were not observed with the second version. The errors were probably due to the design kit problem mentioned above. The noise contribution from the digitizer boards proved to be small. The total high frequency noise in the high gain channels was approximately 1.3 ADC counts (20 MeV), and the corresponding number in the low gain channels was about 0.6 ADC counts (600 MeV) (Fig.4) . These numbers include noise contributions from both the digitizer and the 3-in-1 system. Part of the noise has been shown to be caused by grounding problems. One can thus expect the noise level to reduce further once this is.taken care of. The electronics system is calibrated using charge injection pulses provided by the 3-in-1 cards. Five reconstructed pulses of varying charges in one high gain channel are seen in Fig. 5 .
IV. CONCLUSION
Experiences from the system integration and the analysis of test beam data suggested minor changes which will, be implemented in the final version, scheduled for 2000. The digitizer system proved to be mechanically and electrically stable except for problems with the SMD connectors. Some design changes are being considered, including minor modifications to the Tile-DMU and mechanical improvements including a different choice of connectors. It is also necessary to find a redundant radiation tolerant readout link solution.
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